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SUMMARY 
A design  approach  to  formatting  multispectral  image  data  in  real  time  at 
very  high  data  rates  is  presented  for  future  onboard  processing  applications. 
The  approach  employs  a  microprocessor-based  alternating  buffer-memory  config- 
uration  whose  formatting  function is completely  programmable.  Data  are  read 
from an  output  buffer  in  the  desired  format  by  applying  the  proper  sequence  of 
addresses  to  the  buffer  via  a  lookup  table  memory.  Sensor  data can be pro- 
cessed  using  this  approach  at  rates  limited  by  the  buffer-memory  access  time 
and  the  buffer-switching-process  delay  time. This  design  offers  flexible  high 
speed  data  processing  and  will  benefit  from  continuing  increases  in  the  per- 
formance  of  digital  memories. 
INTRODUCTION 
NASA  space  applications  and  science  missions  currently  generate  vast  quan- 
tities  of  multispectral  image  data.  These  large  volumes  of  data  place  a  great 
burden on the  ground  processing  facilities,  making  the  task  of  information 
extraction  both  expensive  and  time  consuming. As  a  result,  techniques  for  per- 
forming  image  data  processing  onboard  the  spacecraft  are  under  investigation 
as  a  more  efficient  approach  to  converting  raw  image  data  into  useful  informa- 
tion.  Data  formatting  is  a  key  processing  function  that  would be included  in 
most  onboard  systems.  The  need  for  data  formatting  arises  from  the  sensor 
specific  organization  of  the  data  produced  by  multispectral  sensors.  This 
organization  is  usually determined,by the  sensor  configuration,  which  results 
from  signal-to-noise  and  bandwidth  trade-offs.  Formatting  reorganizes  the 
sensor  output  data  into  the  format  which  provides  the  most  efficient  data  pro- 
cessing.  Additional  formatting  functions  may  be  required  within  the  onboard 
data  system  to  preprocess  data  for  processing  functions  which  require  specific 
organization  of  the  data.  Unfortunately,  the  high  data  rates  exhibited  by  multi- 
spectral  image  data  prohibit  the  use  of  existing  computer  software  techniques 
for  data  formatting. As a  result,  high  speed  special-purpose  hardware  must  be 
developed  to  perform  formatting  in  real  time. 
The  purpose  of  this  paper  is  to  describe  a  design  approach  for  real-time 
data  formatting  which  can  be  implemented  in  future  onboard  processing  systems. 
The  approach  employs a.high speed  alternating  buffer-memory  configuration  and 
both input  and  output  mode  controllers.  The  controllers  provide  the  proper 
sequence  of  address  and  read/write  signals  to  the  buffer  memories  and  effect 
the  mode  changes. Since it is desirable  to  develop  a  programmable  formatting 
system  that  accommodates  a  variety  of  image-data  formats,  the  overall  process 
is  placed  under  microprocessor  control. The microprocessor  initializes  the 
individual  controllers  to  perform  a  specific  formatting  task  and  monitors  the 
system  operation  during  the  data-processing  mode. 
MTA FORMATTING 
The format of data produced by a mul t i spec t r a l  imag ing  sys t em is u s u a l l y  
the  result o f  des ign  t r ade -o f f s  fo r  t he  senso r  and  the  p rocess ing  r equ i r emen t s  
downstream  of  the  sensor are n o t  t a k e n  i n t o  c o n s i d e r a t i o n .  The task of d a t a  
fo rma t t ing  is to  r e o r g a n i z e  t h i s  s e n s o r  d a t a  i n t o  a form appropriate f o r  e f f i -  
c i e n t  data process ing .  The p a r t i c u l a r  o r g a n i z a t i o n  of t h e  data depends upon 
t h e  s p e c i f i c  p r o c e s s i n g  f u n c t i o n  t o  be performed on  the  da ta .  Addi t iona l  for- 
ma t t ing  may be required a t  the  in t e r f ace  be tween  p rocess ing  e l emen t s  i f  t h e  
subsequen t  func t ion  r equ i r e s  a data f o r m a t  t h a t  differes from that  produced 
by the  p rev ious  s t age .  
F igu re  1 i l l u s t r a t e s   t h r e e   r e p r e s e n t a t i v e   i m a g e - d a t a   f o r m a t s :  band- 
in te r leaved-by-p ixe l  (BIP)  , band-interleaved-by-line ( B I L )  , and band sequent ia l  
(BSQ). Each element  of  the three columns represents  a by te  o f  data related to  
t h e  spectral i n t e n s i t y  of a p i x e l  w i t h i n  a s p e c i f i c  l i n e  of an image frame. 
The data source fo r  t he  example  is a multispectral scanner  wi th  four  spectral 
bands  such as t h e  t y p e  employed in  Landsa t  mi s s ions .  Data are genera ted  by t h e  
s c a n n e r  i n  t h e  B I P  format and are formatted i n t o  e i t h e r  B I L  or BSQ, depending 
upon the  p rocess ing  r equ i r emen t s  o f  t he  subsequen t  func t iona l  e l emen t .  For 
example,  the data are o f t e n  r a d i o m e t r i c a l l y  corrected i n  t h e  i n i t i a l  s t a g e  of 
p rocess ing  to compensa te  fo r  t he  nonun i fo rmi t i e s  i n  the  pho tosenso r  ou tpu t s .  
S i n c e  t h i s  c a l i b r a t i o n  is performed on a l i ne -by- l ine  basis, a BIL format is 
desirable. I f  data c l a s s i f i c a t i o n  is to  be performed downstream  from  the cali- 
b r a t i o n  p r o c e s s ,  e a c h  p i x e l  from all bands must be s p a t i a l l y  r e g i s t e r e d ,  which 
i n v o l v e s  r e t u r n i n g  t h e  image data  t o  t h e  B I P  format.  When t h e  f i n a l  product 
of the  p r o c e s s i n g  e f f o r t  is a f i l m  r e c o r d i n g ,  t h e  data must be ar ranged  by 
spectral bands.   This is accanpl i shed  by f o r m a t t i n g  t h e  data i n t o  t h e  BSQ 
o r g a n i z a t i o n  ( r e f .  1 ) . 
The overa l l  format t ing  requi rements  for  an  onboard  image-da ta-process ing  
system are determined by the  senso r  conf igu ra t ion ,  t he  types  o f  p rocess ing  func -  
t ions ,   and   the   a r rangement   o f   the   func t ions   wi th in   the   sys tem.   Therefore ,  it 
is desirable to  develop  a f l e x i b l e  data  f o r m a t t e r  t h a t  is modular i n  n a t u r e  
and  can  accommodate a v a r i e t y  o f  f o r m a t t i n g  t a s k s .  
DESIGN CONSIDERATIONS 
High speed multispectral image d a t a  p r o v i d e s  t h e  g r e a t e s t  c h a l l e n g e  f o r  
an  onboard  processing  system.  Current ly ,   imagers   generate  data a t  approximately 
30 megabits  per  second (MBPS); wi th  advances  in  senso r  t echno logy ,  t h i s  ra te  is 
expected to  i n c r e a s e  t o  100 MBPS by 1985. Such high rates p r o h i b i t  t h e  use of 
convent iona l  canputer sof tware  approaches  to d a t a  f o r m a t t i n g  w i t h o u t  s i g n i f i c a n t  
i n c r e a s e s  i n  t h e  speed o f   t h e   c e n t r a l   p r o c e s s i n g   u n i t .   T h e r e f o r e ,  special- 
purpose hardware m u s t  be dedicated t o  t h e  t a s k  of performing real-time data 
fo rma t t ing .  
The special-purpose hardware described i n  t h i s  paper  cons is t s  of  a high 
speed a l te rna t ing  buf fer -memory  conf igura t ion  and i t s  dua l  mode c o n t r o l l e r s .  
Th i s  conf igu ra t ion  takes advan tage  o f  t he  ava i l ab i l i t y  o f  h igh  speed random 
access memories (RAM) t o  accommodate the  throughput  ra te  necessa ry  fo r  real- 
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time  image  processing. In order  to  process .a  continuous  stream  of  data,  the 
approach  employs  two  memory  systems  in  a  configuration  that  allows  the  memories 
to alternate  their  roles  as  input  buffer  and  output  buffer. 
An  onboard  image-processing  system  may  require  a  variety  of  formatting 
functions.. To develop  a  format-specific.design  approach  for  each  function  would 
greatly  increase  the  design  complexity  of  the  system.  Therefore,  it is desir- 
able  to  develop  a  modular,  flexible  formatting  element  which  can be configured 
to  perform  any  formatting  task. In the  alternating  buffer-memory  approach,  such 
flexibility is obtained by placing  the  special-purpose  hardware  under  micropro- 
cessor  control.  The  microprocessor  generates  input  parameters  for  the  special- 
purpose  hardware according.to  a selected  formatting  algorithm.  These  parameters 
determine  the  organization  of  the  output  data  for  a  specific  input-data  format. 
Since  the  architecture  of  the  formatter  must be expandable  to  meet  the  memory 
storage  requirements  of  each  formatting  task,  the  microprocessor  selected  for 
use  in  the  formatter  must be capable  of  addressing  the  maximum  memory  range. 
Two important  considerations  for  any onbard processing  system  are  system 
size  and  power  consumption. In the  microprocessor-based,  alternating  buffer- 
memory  technique  for  data  formatting,  these  considerations  depend  primarily 
upon  the  amount  of RAM employed  in  the  approach.  The  quantity  of  memory  storage 
required  to  perform  a  formatting  task is determined  both  by  the  sensor  configu- 
ration  and by  the  task  itself.  Sensor  design  specifications  such  as  the  number 
of  spectral  channels,  spatial  resolution,  and  sampling  rate  affect  the  formatter 
memory  size.  Additional  factors  include  the  specific  format  being  generated 
and  whether  the  formatting  occurs on  a  channel-by-channel  basis  as  a  part  of 
a  parallel  processing  architecture.  Ultimately,  the  imaging  sensor  and  process- 
ing  system  architecture  must be defined  before  the  formatter  memory  specifica- 
tions  can be determined.  While  imaging  applications  can  require  significant 
memory  storage,  continuing  advancements  in  memory  technology  in  the  areas  of 
reduced  power  consumption  and  increased  packing  density  tend  to  make  the  alter- 
nating  buffer-memory  approach  more  feasible.  System  specifications  for  a 
hypothetical  formatting  application  are  presented  in  the  appendix. 
DATA  FORMATTER  DESIGN  AND  OPERATION 
Overall  System  Description 
The  objective  of  the  data  formatter  design is to  produce  a  flexible  format- 
ting  element  capable  of  processing  a  continuous  stream  of  high  speed  multispec- 
tral  image  data  in  real  time.  Figure 2 is a  block  diagram  of  a  microprocessor- 
based,  alternating  buffer-memory  system  which  was  designed  to  meet  that 
objective.  The  bidirectional  bus  switches  connect  the  two  static  high  speed 
RAM'S in a  ping-pong or alternating  buffer  configuration. In this  configura- 
tion,  the  memories  are  attached  to  the  appropriate  bus  and  controller  in  order 
to  load  input  data  into  one  buffer  while  resequenced  output  data is read  from 
the  other.  Upon  completion  of  each  input/output (I/O) cycle  the  bus  switches 
reverse  the  roles  of  the  memories  as  either an.input or an  output  buffer.  The 
control  word.generated  to  perform  this  bus  switching  is  produced  by  the  input 
controller (Sl to S4, C1, and C2) .  The  proper  sequence  of  addresses  and  read/ 
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write signals are provided t o  the memories by the controllers. These signals 
propagate through the address bus switches i n  the 3 t o  1 direction to RAM A and 
i n  the 3 to  2 direction to RAM B (f ig .  2 ) .  Input data are written into memory 
after passing through the data bus switches i n  the 1 t o  3 direction. Data are 
read fran either memory i n  the 3 t o  2 direction to the output bus. A digi ta l  
latch is included i n  the system to hold valid data at the system output for the 
duration of a data clock cycle. While data are being formatted by the system, 
the microprocessor monitors the controller status signals and the number  of the 
data b l o c k  being processed via its sytem I/O.  The status signals can be used 
to  determine whether the controllers are active. Also, one output line of the 
1/0 is designated as a mode control to configure the system for init ialization 
or for processing. 
Figure 3 describes the sequence of operation of the data formatter. During 
the init ialization mode the microprocessor generates parameters according to a 
selected format algorithm and loads these parameters into an address lookup 
table memory located w i t h i n  the output controller. The organization of these 
parameters i n  the lookup table determines the output data format (ref. 2 ) .  The 
microprocessor also establishes the length of the data blocks to be processed 
and the number  of blocks to  be processed. The microprocessor then outputs a 
mode  command that configures the special-purpose hardware i n  the data-processing 
mode.  The processor is free  a t  t h i s  time to  perform other  software  tasks. When 
the input controller receives the f i r s t  data clock, it generates an address, 
a write command,  and a switch control word to load the input data into memory A. 
The address generator is incremented and data are loaded into R A M  A i n  a continu- 
ous cycle u n t i l  the buffer is f u l l .  After the l a s t  byte of the data block is 
loaded, the input controller sends a control word to the switches configuring 
RAM A as an output  buffer  rr . A t  t h i s  time, the 
output controller is released from its wait s ta te  and ut i l izes  the data clock 
pulses and the lookup table to generate the desired sequence of addresses to  
RAM A. The reformatted data are read from RAM A while new data are loaded into 
RAM B, and t h i s  ping-pong process continues u n t i l  the last desired data block 
is transferred. Upon completion of the final transfer, the microprocessor 
receives an interrupt and outputs a mode  command returning the system to  the 
ini t ia l izat ion mode. 
Input Controller 
The input controller is that portion of the special-purpose hardware 
responsible for supplying addresses and write commands to  the memory,  which is 
serving as the input buffer. It also provides the control word for the bus 
switches to reconfigure the buffers and terminates the processing mode  when the 
final data block has  been formatted. Figure 4 is a schematic of the input con- 
t rol ler  design. Memory addresses are generated by a counter, which is incre- 
mented by the  input  data  clock. T h i s  counter has a modulus  of N,  where N 
is the maximum  number  of addresses for the formatting application having the 
largest data block. The programmable input/output c i rcu i t  allows the micropro- 
cessor to  in i t ia l ize  magnitude comparator A w i t h  the address of the final data 
byte of the data blocks. When  an address greater than that value is encountered 
a t  the A input of the comparator, the address counter is cleared to begin the 
next input cycle. The microprocessor programs  magnitude comparator B w i t h  the 
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number of data b l o c k s  to be processed. When a v a l u e  greater t h a n  t h i s  program- 
med value is d e t e c t e d ,  t h e  canparator interrupts  t h e  processor, r e t u r n i n g  t h e  
system to t h e  i n l t i a l i z a t i o n  mode. The i n i t i a l i z a t i o n  process is performed when 
t h e  mode cammand fran t h e  microprocessor system 1/0 is high .  This  mode s i g n a l  
is used t o  i n i t i a l i z e  t h e  c o n t r o l l e r  flip-flops and counters. (See f i g .  4.) 
A t  t h e  e n d  of t h e  i n i t i a l i z a t i o n  process, t h e  mode l i n e  is c l e a r e d  and t h e  i n p u t  
c o n t r o l l e r  awaits a data c l o c k  p u l s e  t o  begin l o a d i n g  data i n t o  memory. 
The input  process begins  when t h e  r i s i n g  edge of t h e  f i r s t  d a t a  clock p u l s e  
is d e t e c t e d  by t h e  i n p u t  controller. The system t iming  fo  t h i s  process is i l l u s -  
t ra ted i n  f i g u r e  5 .  The D f l ip-flop (0 of f i g .  4)  u s e s  t h e  r i s i n g  clock 
p u l s e  t o  set t h e  i n p u t  s t a t u s  s i g n a l  h i g h .  T h i s  l o w - t o - h i g h  t r a n s i t i o n  of t h e  
s t a t u s  p u l s e  is received by a t o g g l e  f l i p - f l o p  (0 of f ig .  4 )  , which  con t ro l s  
the system bus switches.  The s w i t c h e s  c o n f i g u r e  R A M  A as t h e  i n p u t  b u f f e r  a n d  
RAM B as an o u t p u t  b u f f e r  f o r  t h i s  f i r s t  i n p u t  cycle. Another D f l ip-flop (0 of f i g .  4) h o l d s  t h e  a d d r e s s  c o u n t e r  i n  t h e  c l e a r e d  s ta te  u n t i l  t h e  nega- 
t i v e  clock t r a n s i t i o n  is e n c o u n t e r e d .  T h i s  i n s u r e s  t h a t  t h e  f i r s t  d a t a  b y t e  
of t h e  process w i l l  be l o a d e d  i n t o  memory address loca t ion   ze ro .  (See f i g .  5.) 
One-shot c i r cu i t  A u s e s  t h e  r i s i n g  e d g e  of e a c h  d a t a  clock pulse to g e n e r a t e  
t h e  write f u n c t i o n s  for t h e  i n p u t  b u f f e r .  The wid th  of t h e s e  f u n c t i o n s  (tw 
i n  f i g .  5) must be greater t h a n  t h e  memory access time ta by an  amount e q u a l  
t o  t h e  time required t o  s w i t c h  t h e  i n p u t  b u f f e r  t o  t h e  c o n t r o l l e r  o u t p u t s  tsw. 
This  requi rement  is necessary  to p r e v e n t  t h e  loss of t h e  f i r s t  d a t a  b y t e  a t  t h e  
beginning of each  input  cycle. I t  a lso e s t a b l i s h e s  t h e  maximum d a t a  ra te  f o r  
t he  sys t em as 
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where tw is t h e   w i d t h   o f   t h e  write command, ta is t h e  access time of memory 
employed i n   t h e   s y s t e m ,  tsw is t h e   s w i t c h i n g  time of bus  witches,   and fmax 
is t h e  maximum d a t a  clock p u l s e  r a t e  i n  h e r t z .  The d a t a  are l o a d e d  i n t o  t h e  
s p e c i f i e d  memory l o c a t i o n  when t h e  write command makes t h e  t r a n s i t i o n  from a 
l o w  l e v e l  to a h i g h  l e v e l .  Memory select f u n c t i o n s  for R A M  A and RAM B are 
genera ted  by addres s  decode r s  wh ich  r e s ide  on  the  ind iv idua l  memory c i r c u i t  
boards.  
When t h e  a d d r e s s  a s s o c i a t e d  w i t h  t h e  l a s t  b y t e  o f  t h e  d a t a  b l o c k  ( a d d r e s s  M 
of f i g .  5)  appears a t  t h e  A input  of  canpara tor  A, t h e  canparator i s s u e s  a com- 
mand (A  = B) t o  clear t h e  i n p u t  s t a t u s  s i g n a l  ( f i g .  5 ) .  One-shot c i r c u i t  B 
n a r r o w s  t h i s  c m a n d  pulse width to p r e v e n t  t h e  D f l i p - f l o p  from m i s s i n g  t h e  
subsequen t  da t a  c l o c k .  T h i s  d a t a  clock resets t h e  s t a t u s ,  s i g n i f y i n g  t h a t  t h e  
i n p u t  b u f f e r  is f u l l .  The T flip-flop ( f i g .  4 )  t h e n  t o g g l e s  t o  t h e  opposite 
s ta te  caus ing  the  bus  swi t ches  t o  r e c o n f i g u r e  R A M  A as an o u t p u t  b u f f e r  and 
RAM B for inpu t .  RAM B is s e q u e n t i a l l y  l o a d e d  w i t h  i n p u t  d a t a  w h i l e  data are 
o u t p u t  fran RAM A.  This ping-pong process c o n t i n u e s  u n t i l  t h e  l a s t  data block 
is formatted.  
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Outpu t  Con t ro l l e r  
The actual t a s k  of f o r m a t t i n g  t h e  i n p u t  image d a t a  is performed by t h e  o u t -  
p u t  controller ( f i g .  6 ) .  The  key  element to  the   format t ing   t echnique   employed  
by the  sys t em is t h e  l o o k u p  t a b l e  (LUT) memory. The o u t p u t  b u f f e r  a d d r e s s e s  
are stored i n  t h e  appropriate sequence based upon t h e  d e s i r e d  o u t p u t - d a t a  f o r -  
mat. A counter ,  incremented  by  the  da ta  clock, selects ' t h e  LUT l o c a t i o n s  f r o m  
which  the  addresses  are read and  p l aced  on  the  address l i n e s  of  the  output  R A M  
( f i g .  6). 
D u r i n g  i n i t i a l i z a t i o n ,  t h e  mode command c a u s e s  t h e  LUT address bus swi t ches  
to a t t a c h  t h e  LUT address a n d  c o n t r o l  l i n e s  t o  the microprocessor  system. Also,  
t h e  bus t r a n s c e i v e r  is enab led ,  connec t ing  the  sys t em data bus t o  t h e  l o o k u p  
t a b l e  data l i n e s .  The processor   sof tware  uses t h e  selected format a lgor i thm 
to  g e n e r a t e  b u f f e r  address parameters and then loads t h e s e  parameters i n t o  t h e  
LUT memory. The mode s i g n a l  is used to i n i t i a l i z e  t h e  h a r d w a r e  c a n p o n e n t s  o f  
the   cont ro l le r .   Magni tude  oomparator C r e c e i v e s  t h e  a d d r e s s  of t h e  f i n a l  b y t e  
of t h e  data b locks   f r an   t he   i npu t   con t ro l l e r   p rog rammable  I /O.  This  canparator 
clears t h e  address c o u n t e r  a f t e r  t h e  f i n a l  a d d r e s s  of  the block is encountered. 
Upon c a m p l e t i o n  o f  t h e  i n i t i a l i z a t i o n  process, t h e  c o n t r o l l e r  r e m a i n s  i n  a wait  
mode u n t i l  t h e  f i r s t  block of  data is loaded i n t o  t h e  i n p u t  b u f f e r .  
When t h e  mode command goes low, t h e  LVT addres s  bus  swi t ches  connec t  t he  
counter  ou tput  t o  t h e  LUT address l ines .  Dur ing  the  wait mode, a D f l i p - f l o p  
( @ of f i g .  6 )  h o l d s  t h i s  a d d r e s s  c o u n t e r  clear, a n d  f l i p - f l o p  @ ho lds  the  
s y s t e m  o u t p u t  l a t c h  ( f i g .  2) and  the  ou tpu t  data clock b u f f e r  i n  t h e i r  h i g h  
impedance s ta te .  The o u t p u t  b u f f e r  address r e s i d i n g  i n  l o c a t i o n  z e r o  of t h e  
LUT memory is l a t c h e d  t o  t h e  LUT ou tpu t  t o  p r o v i d e  t h e  f i r s t  address f o r  R A M  A 
when the  ou tpu t  cyc le  beg ins .  
The t iming  d i ag ram o f  f igu re  7 i l l u s t r a t e s  t h e  reformatted ou tpu t  process. 
This  process  begins  when RAM A is switched to  t h e  o u t p u t  c o n t r o l l e r  and o u t p u t  
bus. Switching occurs as a result  of a low- to-h igh   t rans i t ion   o f   the   input  
s t a tus  s i g n a l  ( t r a n s i t i o n  B of f i g .  7 ) ,  which s i g n i f i e s  t h a t  t h e  i n p u t  b u f f e r  
is loaded. Prior t o  th i s  even t  t he  h igh - to - low t rans i t ion  of   the   input  
s t a t u s  (A) c a u s e s  f l i p - f l o p  @ t o  remove t h e  clear command f r a n  t h e  a d d r e s s  
counter .  The counter  ou tput  i s  then incremented t o  a one count  by t h e  f o l l o w i n g  
clock pulse whose r i s i n g  e d g e  (C) is c o i n c i d e n t  w i t h  t h e  memory swi t ch  transi-  
t i o n  ( B ) .  T h i s  c l o c k  p u l s e  s i m u l t a n e o u s l y  l a t c h e s  t h e  b u f f e r  address i n  LUT 
l o c a t i o n  z e r o  t o  t h e  RAM A address l i n e s .  The h igh - to - low t r ans i t i on  of t h a t  
same c l o c k  i n  c o n j u n c t i o n  w i t h  a one o n  t h e  c o u n t e r ' s  least  s i g n i f i c a n t  b i t  
causes f l i p - f l o p  @ i n  f i g u r e  6 t o  release t h e  s y s t e m  o u t p u t  l a t c h  a n d  data 
c l o c k  b u f f e r   f r o m   t h e i r  t r i -s ta te  c o n d i t i o n  ( f i g .  7 ) .  The r i s i n g   e d g e   o f   t h e  
ou tpu t  data clock p u l s e  is used t o  e n a b l e  t h e  o u t p u t  l a t c h  a n d  n o t i f y  t h e  pro- 
cessing element  downstream from the formatter  when new data are a v a i l a b l e  o n  
the   sys tem  output  bus. When t h e  n e x t  r i s i n g  i n p u t  clock pu l se  (E)  appears  a t  
t h e  o u t p u t  c o n t r o l l e r ,  b o t h  t h e  data from R A M  A and  the  address from LUT loca- 
t ion  one  are v a l i d  a t  t h e i r  r e s p e c t i v e  o u t p u t s .  T h i s  l o w - t o - h i g h  clock t r a n s i -  
t i o n  l a t c h e s  t h e  data to  t h e  system o u t p u t  a n d  l a t c h e s  t h e  LUT output  t o  t h e  
RAM A a d d r e s s  l i n e s  w h i l e  i t  increments  the  address  counter  to a count  of two. 
The s u b s e q u e n t  p o s i t i v e  t r a n s i t i o n  o f  t h e  c l o c k  (F) increments  the  counter  t o  a 
count  of t h r e e ,  l a t c h e s  t h e  b u f f e r  a d d r e s s  c o n t a i n e d  i n  LUT l o c a t i o n  two, and 
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l a t c h e s  t h e  o u t p u t  d a t a  f r a n  t h e  b u f f e r  a d d r e s s  which resides i n  LUT l o c a t i o n  
one .   Th i s   p ipe l ine   t echn ique   fo r   bu f fe r   add res s   gene ra t ion ,  i.e., coun te r  to 
LUT to b u f f e r ,  is con t inuous  th roughou t  t he  fo rma t t ing  process. 
Magnitude canparator D a n d  f l i p - f l o p  @ i n  f i g u r e  6 are used to g e n e r a t e  
a n  o u t p u t  s t a t u s  signal. T h i s  signal is monitored by t h e  i n p u t  c o n t r o l l e r  
( f i g .  4)  t o  t e r m i n a t e  t h e  f o r m a t t i n g  process when t h e  f i n a l  b l o c k  is ou tpu t .  
The comparator places a one.  on the f l ip-f lop input  whenever  the counter  output  
is n o t  e q u a l  to zero.  This  one is clocked through to  t h e  f l i p - f l o p  o u t p u t  o n  
t h e  p o s i t i v e  t r a n s i t i o n  o f  t h e  c l o c k  pulse. C l o c k  t r a n s i t i o n  E i n i t i a l l y  sets 
t h e  s ta tus  h igh  to deno te  the  p re sence  of data a t  the  sys t em o u t p u t .  The s t a tus  
r ema ins  h igh  un t i l  ano the r  s i t ua t ion  wi th  the  addres s  equa l  to z e r o  is encoun- 
t e r e d .  A t  t h a t  time clock t r a n s i t i o n  G clears t h e  s t a t u s  s i g n a l .  The n e x t  low- 
to -h igh  t r ans i t i on  (H) r e t u r n s  t h e  o u t p u t  s t a t u s  s i g n a l  t o  a h igh  leve l ,  which  
c o i n c i d e s  w i t h  t h e  c o m p l e t i o n  o f  t h a t  o u t p u t  c y c l e  ( f i g .  7 ) .  
While  the l as t  byte  of  RAM A is h e l d  to  t h e  s y s t e m  o u t p u t ,  t h e  f i r s t  
a d d r e s s  f o r  t h e  RAM B o u t p u t  c y c l e  is l a t ched  f rom the  LUT o u t p u t  to  t h e  RAM B 
a d d r e s s  l i n e s  ( f i g .  7 ) .  The f i r s t  d a t a  b y t e  from R A M  B is l a t c h e d  to  t h e  o u t -  
p u t  when t r a n s i t i o n  H of t h e  clock pulse appea r s  a t  t h e  data l a t c h  e n a b l e .  
CONCLUDING REMARKS 
An approach t o  onboard data  formatt ing has  been presented.  The n e c e s s i t y  
f o r  data fo rma t t ing  resul ts  f rom the  senso r - spec i f i c  o rgan iza t ion  o f  data pro- 
duced by multispectral imagers .   The   format te r   reorganizes   the  image data  i n t o  
a f o r m a t  s u i t a b l e  to t h e  s u b s e q u e n t  p r o c e s s i n g  f u n c t i o n  f o r  e f f i c i e n t  process- 
ing .  The high data rates e x h i b i t e d  by  image data p r o h i b i t  t h e  u s e  of conven- 
t i o n a l  computer  software  approaches t o  data format t ing .   Therefore ,   an   approach  
has been developed which employs a high speed a l t e r n a t i n g  buffer-memory config- 
u r a t i o n  t o  accommodate the   h igh   p rocess ing  ra tes .  I n  a d d i t i o n ,  t h i s  dedicated 
spec ia l -pu rpose  ha rdware  inc ludes  bo th  an  inpu t  and  an  ou tpu t  con t ro l l e r  wh ich  
g e n e r a t e  t h e  proper sequence of addresses and commands t o  the  input  and  o u t p u t  
b u f f e r s .  The o u t p u t  c o n t r o l l e r  c o n t a i n s  a l o o k u p  t a b l e  memory which  generates  
t he  des i r ed  sequence  o f  o u t p u t  bu f fe r  addresses by mapping each o u t p u t  of a 
counter  to  a s p e c i f i c  b u f f e r  a d d r e s s .  Each c o n t r o l l e r  is i n i t i a l i z e d  by a micro- 
processor t o  e s t a b l i s h  t h e  desired ou tpu t  fo rma t  and  the  l eng th  and  quan t i ty  o f  
t h e  d a t a  blocks to be processed. 
A h y p o t h e t i c a l  f o r m a t t i n g  a p p l i c a t i o n  was a p p l i e d  t o  t h e  a l t e r n a t i n g  b u f f e r -  
memory approach ,  and  spec i f i ca t ions  fo r  memory speed, system pwer,  and s i z e  
were presented.  The appl icat ion involved formatt ing image data a t  a r a t e  of 
1 0 0  megabits per second (MBPS), with each block consis t ing of  65 536 bytes .  
E igh t -b i t  s enso r  data were assumed f o r  t h i s  process; however, the  approach  could  
be applied to  o the r  data word l e n g t h s  by r e c o n f i g u r i n g  t h e  memory o r g a n i z a t i o n .  
The selected data ra te  cou ld  be accommodated by us ing  commerc ia l ly  ava i lab le  
memory devices  with  55-nanosecond access times. Tota l   sys tem power d i s s i p a t i o n  
was computed and found to  be approximate ly  78 watts f o r  t h e s e  p a r t i c u l a r  memory 
devices .  This  sys tem could  be packaged i n  a 0.0114 c u b i c  meter volume. 
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The data formatter design approach offers several advantages for future 
onboard applications. The programmability of the microprocessor-based formatter 
provides the system f lex ib i l i ty   to  accommodate a variety of formatting tasks. 
Also, a continuous stream of high speed data can be processed i n  real  time wi th  
no data loss. The  maximum data rate of t h i s  data stream is limited by the access 
time of the memories employed i n  the formatter plus the time required t o  switch 
the buffers to their appropriate controllers. Implementation of the formatter 
approach w i l l  became  more cost effective and  more practical i n  terms of power 
and size as the development of high speed memory devices continues as a major 
technology thrust . 
Langley Research Center 
National Aeronautics and Space Administration 
Hampton, VA 23665 
April 3 0 ,  1981 
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APPENDIX 
SYSTEM SPECIFICATIONS FOR A HYPOTAETICAL FORMAWING APPLICATION 
The following data formatting task is presented to   i l lus t ra te   the  system 
power  and size requirements and the performance of the formatting approach 
described i n  t h i s  paper. The multispectral image data t o  be processed is i n  
the form  of a continuous 8-bit parallel stream. The data w i l l  be formatted 
i n  real  time a t  a data rate of 1 2 . 5  megabytes per second or 100 megabits per 
second. T h i s  high rate  is consistent w i t h  that  of projected imaging systems. 
Each block of data is composed  of 65  536 data bytes. Since the actual output 
format to  be produced is programmable, it is irrelevant to the hardware speci- 
fications considered i n  t h i s  exercise. 
The formatter employs commercially available bus  switches whose switching 
time tsw is specified  as 25 nanoseconds. Having determined t h i s  parameter, 
the following equation can be used to  compute the required access time ta of 
the memories employed i n  the two RAM buffers and the lookup table: 
1 
where 
fma, = 1 2 . 5  mHz 
and 
tsw = 25 nanseconds 
Canputation reveals that the data rate proposed for t h i s  application can be 
accommodated w i t h  memories  whose access time is 55 nanoseconds. Such devices 
are available i n  NMDS technology arranged i n  a 4K x 1 b i t  organization.* The 
two data buffers must be 64K x 8 b i t s  each to  accommodate the 64K byte data 
blocks. The lookup table memory size is 64K x 1 6  b i t s  since 1 6  output l ines  
are required to address the f u l l  range of buffer address locations. Therefore, 
51 2 4K x 1 b i t  memory circuits are necessary t o  implement the formatter mem- 
ories. The to ta l  5-volt power dissipation of the 512 memory devices is typi- 
cally 63 watts. An additional 1 5  watts is allotted for the central processing 
u n i t  (CPU), computer memory, 1/0 circuits,  and a l l  other circuitry. T h i s  brings 
the total  5-volt-system power requirement to  78 watts. A l l  the formatter cir-  
cuitry can reside on 1 0  circui t  boards whose dimensions are 24.1 3 m by 1 5 . 2 4  cm. 
*lK = 2l = 1024 .  
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APPENDIX 
The  system  can be enclosed  in  a 27.94 cm by 17.78 cm by 22.86 cm package,  which 
translates  to  a  volume of 0.0114 cubic  meter. 
ABBREVIATIONS  AND  SYMBOLS 
ABS address  bus switch 
DBS data  bus switch 
LSB least  ignificant  bit 
LUT lookup  table 
R/W read/write 
T.S. tri-state 
tW width of the memory write command pulse 
1. Ewalt, D.: On-Board  Multispectral  Classification  Study.  NASA CR-3134,  1979. 
2. Kelly, W. Lane,  IV;  Meredith,  Barry D.;  and Howle,  William M.: High  Speed 
Lookup  Table  Approach  to  Radiometric  Calibration of Multispectral  Image 
Data.  NASA TP-1741 , 1980. 
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Figure 1 .- Typical image-data formats. 
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